



NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T ²
/TD/	1.	CANTLE A. J., and DEVLIN M., "A Foundation Architecture For Elevating DSP in FPGAs," Nallatech Ltd, Glasgow, Scotland, MAPLD Technical Program 1999, Paper B4, pp. 1-9, www.nallatech.com.	
/TD/	2.	http://www.mathworks.com/products/simulink/ , "Xilinx System Generator for DSP, version 3.1," The MathWorks, Inc., 1994-2003, Web link 1 page, User Guide pp. 1-236.	
Examiner Signature	/Thuy Dao/		Date Considered 03/12/2007

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1. Applicant's unique citation designation number (optional). 2. Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22315-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22315-1450.